UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/607,529	06/26/2003	Francesco A. Campisano	END920030021US1 4833	
23550 7590 09/11/2007 HOFFMAN WARNICK & D'ALESSANDRO, LLC 75 STATE STREET			EXAMINER	
			ZHAO, DAQUAN	
14TH FLOOR ALBANY, NY 12207		ART UNIT	PAPER NUMBER	
,			2621	
			MAIL DATE	DELIVERY MODE
			09/11/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)				
·	10/607,529	CAMPISANO ET AL.				
Office Action Summary	Examiner	Art Unit				
	Daguan Zhao	2621				
The MAILING DATE of this communication app						
Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONEI	lely filed the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 26 Ju	ine 2007.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4)⊠ Claim(s) <u>1-21</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-21</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or	r election requirement.					
Application Papers						
9) The specification is objected to by the Examiner.						
10)⊠ The drawing(s) filed on <u>26 June 2003</u> is/are: a)⊠ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to the	drawing(s) be held in abeyance. See	37 CFR 1.85(a).				
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
•						
A44-1						
Attachment(s) 1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)						
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) Paper No(s)/Mail Date						
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 5) Notice of Informal Patent Application 6) Other:						

Application/Control Number: 10/607,529 Page 2

Art Unit: 2621

DETAILED ACTION

Claims Status

Claims 1, 8 and 14 are amended; Claims 2-7, 9-13 and 15-21 are original.

Response to Arguments

- 1. Applicant's arguments filed 6/26/2007 have been fully considered but they are not persuasive. Applicant argues, in page 9 of the remark, the synch bytes data of Kim is not a signal. On the other hand, "The Authoritative Dictionary Of IEEE Standards Terms" defines "signal" as "the physical representation of data", which means the synch bytes data of Kim is a "signal".
- 2. Applicant also argues Kim fails to teach the synch bytes is in the MPEG-2 decoder. However, on page 5 of the last Office Action, the examiner relies on the official notice of the MPEG2 decoder and "In re Larson, 340 F. 2d 965, 968; 144 USPQ 347, 349 (CCPA 1965)" for integrating the synch byte of Kim into the MPEG2 takes routine skill of one ordinary skill in the art at the time the invention was made.

Application/Control Number: 10/607,529

Art Unit: 2621

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 14 and 18-21 are rejected under 35 U.S.C. 102(e) as being anticipated by Wu et al (US 6,473,558 B1) and further in view of Seki et al (US 7,062,149 B2).

For claim 14, Wu et al teach an MPEG-2 buffer scheme for providing enhanced trick mode playback of a video stream, comprising:

a first buffer having a first pointer that is associated with a first address (e.g. column 9, line 46- column 10, line 57, also see column 7, line 53- column 8, line 28, Figure 6, F is considered to be the first pointer, and frame memory M1 and M3 together in frame buffer memory 230 of figure 2 is considered to be the first buffer, the address of M1 and M3 together in buffer memory 230 is consider to be the first address).

a second buffer having a second pointer that is associated with a second address (e.g. B is considered to be the second pointer, M2 and M4 together is consider to be the second buffer in buffer memory 230), wherein the first pointer is locked to the first buffer and the second pointer is locked to the second buffer (Pointer F is locked to M1 and M3 for frames I_0^2 and I_0^2 and pointer B is locked to M2 and M4 for frames I_0^2 and wherein a set of frames of the video stream comprising at least one I frame and at least zero P frames is decoded to the first buffer and the second buffer in

Art Unit: 2621

an alternating fashion based on a continuous swapping of the first address and the second address (e.g. pointers F and B are alternating for the first four frames I_0^2 and P_6^2 , P_3^2 and P_9^2).

Wu et al fail to teach strictly alternation on a frame by frame basis. Seki et al strictly alternation on a frame by frame basis (e.g. column 10, lines 42-48 and lines 55-67). It would have been obvious to one ordinary skill in the art at the time the invention was made to incorporate the teaching of Seki et al into the teaching of Wu et al for compressing and decompressing data continuously in high speed (Seki et al, column 2, lines 43-46).

For claim 20, Wu et al teach the set of frames are part of a group of pictures with a set of B frames (e.g. see column 5, lines 46-60 for GOPs and column 4, lines 1-5 for I P and B frames).

For claim 18, Wu et al teach the display pointer is synchronized with the first address, and wherein the decoded set of frames is read out of the first buffer and the second buffer in the alternating fashion based on the display pointer (e.g. pointers F and B are for displaying the frames).

For claim 19, Wu et al teach the first buffer is a current buffer and the second buffer is a past buffer (e.g. buffers M1 and M2 are alternating).

For claim 21, Wu et al teach a third buffer, wherein the set of frames are decoded to the first buffer, the second buffer and the third buffer in the alternating fashion based on a continuous swapping of the first address, the second address and a third address (e.g. buffer M5 is consider to be the third buffer).